SAN JOSE, Calif. — A radically revised Verilog language took shape at the International HDL Conference here, as presenters unveiled a language reaching toward much higher levels of abstraction.

The larger and more complex that system-on-chip (SoC) designs grow, the more verification dominates the development process. In fact, effective design reuse puts even more pressure on the verification ...